42 lines
1.4 KiB
VHDL
42 lines
1.4 KiB
VHDL
-- (C) Copyright Collin J. Doering 2015
|
|
--
|
|
-- This program is free software: you can redistribute it and/or modify
|
|
-- it under the terms of the GNU General Public License as published by
|
|
-- the Free Software Foundation, either version 3 of the License, or
|
|
-- (at your option) any later version.
|
|
--
|
|
-- This program is distributed in the hope that it will be useful,
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
-- GNU General Public License for more details.
|
|
--
|
|
-- You should have received a copy of the GNU General Public License
|
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
-- File: mux4way16.vhdl
|
|
-- Author: Collin J. Doering <collin.doering@rekahsoft.ca>
|
|
-- Date: May 22, 2015
|
|
|
|
library IEEE;
|
|
use IEEE.std_logic_1164.all;
|
|
|
|
entity mux4way16 is
|
|
port (a, b, c, d : in std_logic_vector(15 downto 0);
|
|
sel : in std_logic_vector(1 downto 0);
|
|
cout : out std_logic_vector(15 downto 0));
|
|
end mux4way16;
|
|
|
|
architecture mux4way16_arch of mux4way16 is
|
|
component mux16
|
|
port (a, b : in std_logic_vector(15 downto 0);
|
|
sel : in std_logic;
|
|
cout : out std_logic_vector(15 downto 0));
|
|
end component;
|
|
|
|
signal mx0, mx1 : std_logic_vector(15 downto 0);
|
|
begin
|
|
mux16_0: mux16 port map (a, b, sel(0), mx0);
|
|
mux16_1: mux16 port map (c, d, sel(0), mx1);
|
|
mux16_2: mux16 port map (mx0, mx1, sel(1), cout);
|
|
end mux4way16_arch;
|